specialized English for automation-Lesson 3 CMOS Logic Circuit
CMOS logic is a newer technology, based on the use of complementary MOS transistors to
perform logic functions with almost no current required. [1] This makes these gates very useful in
battery-powered applications. The fact that they will work with supply voltages as low as 3 Volts
and as high as 15 Volts is also very helpful.
CMOS gates are all based on the fundamental inverter circuit
shown in Fig. 3.1. Note that both transistors are enhancement- mode
MOSFETs; one N-channel with its source grounded, and one
P-channel with its source connected to +V. Their gates are connected
together to form the input, and their drains are connected together to
form the output.
The two MOSFETs are designed to have matching characteristics.
Thus, they are complementary to each other. When off, their resistance is effectively infinite;
when on, their channel resistance is about 200Ω. Since the gate is essentially an open circuit, it
draws no current, and the output voltage will be equal to either ground or to the power supply
voltage, depending on which transistor is conducting.
When input A is grounded (logic 0) , the N-channel MOSFET is unbiased, and therefore has
no channel enhanced within itself. It is an open circuit, and therefore leaves the output line
disconnected from ground. At the same time, the P-channel MOSFET is forward biased, so it has
a channel enhanced within itself. This channel has a resistance of about 200Ω, connecting the
output line to the +V supply. This pulls the output up to +V (logic 1).
When input A is at +V (logic 1) , the P-channel
MOSFET is off and the N-channel MOSFET is on, thus
pulling the output down to ground (logic 0). Thus, this circuit
correctly performs logic inversion, and at the same time
provides active pull-up and pull-down, according to the
output state.
This concept can be expanded into NOR and NAND
structures by combining inverters in a partially series,
partially parallel structure. The circuit shown in Fig. 3.2 is a
practical example of a CMOS 2-input NOR gate.
In this circuit, if both inputs are low, both P-channel
MOSFETs will be turned on, thus providing a connection to
+V. Both N-channel MOSFETs will be off, so there will be
no ground connection. However, if either input goes high, that P-channel MOSFET will turn off
and disconnect the output from +V, while that N-channel MOSFET will turn on, thus
grounding the output.
The structure can be inverted, as shown in Fig. 3.3. Here
we have a two-input NAND gate, where a logic 0 at either
input will force the output to logic 1, but it takes both inputs at
logic 1 to allow the output to go to logic 0. [2]
This structure is less limited than the bipolar equivalent
would be, but there are still some practical limits. One of these
is the combined resistance of the MOSFETs in series. As a
result, CMOS totem poles are not made more than four inputs
high. Gates with more than four inputs are built as cascading
structures rather than single structures. However, the logic is
still valid.
Even with this limit, the totem pole structure still causes
some problems in certain applications. The pull-up and pull-down resistances at the output are
never the same, and can change significantly as the inputs change state, even if the output does
not change logic states. The result is uneven and unpredictable rise and fall times for the output
signal. This problem was addressed, and was solved with the buffered, or B-series CMOS gates.
The technique here is to follow the actual NAND gate with a pair of inverters, as shown in
Fig. 3.4. Thus, the output will always be driven by a single transistor, either P- channel or
N-channel. Since they are as closely matched as possible, the output resistance of the gate will
always be the same, and signal behavior is therefore more predictable.
One of the main problems with CMOS gates is their speed. They cannot operate very
quickly, because of their inherent input capacitance. B-series devices help to overcome these
limitations to some extent, by providing uniform output current, and by switching output states
more rapidly, even if the input signals are changing more slowly.
Note that we haven’t gone into all of the details of CMOS gate construction here. For
example, to avoid damage caused by static electricity, different manufacturers developed a
number of input protection circuits to prevent input voltages from becoming too high. [3]
However, these protection circuits don’t affect the logical behavior of the gates, so we won’t go
into the details here.
CMOS 逻辑电路是一种基于互补MOS 型晶体管来完成逻辑运算的新技术,工作时几
乎不需要电流。因此,这些门在电池供电的应用中十分有用。它们可以在低到3 伏、高到
15 伏的电压范围内工作,这也有助于实际应用。
CMOS 门都是基于如图3.1 所示的基本非门电路。注意两只管子都是增强型的
MOSFET,一只是源极接地的N 沟道管子,一只是源极接电源正极的P沟道管子。其栅极
连在一起构成输入,漏极连在一起构成输出。
两只MOSFET 具有互相匹配的特性,二者是互补的。在截止时,其电阻为无穷大,而
导通时的通道电阻约为200 欧。由于栅极实际上是开路的,因此不吸收电流。输出电压不
为0就等于电源电压,取决于哪只管子导通。
当输入A 接地时(逻辑0),N 沟道MOSFET 没有偏置,其中就没有沟道导通。由于管
子开路,因此使输出与地断开。同时,P 沟道MOSFET正偏,其沟道导通。该沟道的电阻
约为200 欧,将输出接到电源正极上(逻辑1)。
当输入A接到电源正极时(逻辑1),P 沟道MOSFET截止而N沟道MOSFET 导通,因
此将输出拉低为地(逻辑0)。这样,该电路正好实现了逻辑非的功能,同时还根据输出的状
态提供有源的上拉或下拉。
通过把非门连接成部分串联、部分并联的结构,可将这种思想扩展到或非和与非结构。
如图3.2 中所示的电路为CMOS型两输入或非门的实例。
如果该电路中的两个输入都为低,两个P 沟道MOSFET都将导通,这样就接到电源的
正极上。两个N 沟道MOSFET 都将截止,因此就不会与地接通。然而,如果任一个输入
变高,P 沟道MOSFET 就截止,并断开与电源正极的连接,而N 沟道MOSFET 将导通,
将输出接地。
该电路可以颠倒结构顺序,如图3.3 所示。这是一个两输入的与非门,任一输入的逻
辑0都会使输出为逻辑1,但只有两个输入都为逻辑1 时才会使输出变为逻辑0。
这种结构比同等功能的双极性电路更灵活一些,但还存在一些实际的限制。限制之一
就是串联连接的MOSFET的复合电阻。因此,CMOS 图腾柱的高电平输入最多不会超过4
个。输入多于4 个的门设计成级联的形式,而不会采用单一的结构。当然,其逻辑功能仍
然是有效的。
即使在这种限制下,图腾柱结构在某些特定的应用中还会带来一些问题。输出的上拉
电阻和下拉电阻永远不一样,并且即使输出的逻辑状态不变,在输入改变状态时电阻会变
化很大。其结果是输出出现不确定的上下反复变化。这个问题通过缓冲器或B系列的CMOS
门处理可以得到解决。
如图3.4 所示,处理方法是在实际的与非门后加一对反相器。这样,输出就总是由N
沟道或P 沟道管子中的一只管子来驱动。由于它们尽可能互相匹配,门电路的输出电阻就
总是一样的,信号的特性也因此更加确定。
CMOS 门的一个主要问题是工作速度。由于固有的输入电容的影响,它们不可能工作
得很快。通过提供同样的输出电流并快速切换输出状态,即使输入信号变化缓慢,B 系列
器件也在一定程度上克服了这些局限性。
应该说明的是,这里并没有探讨CMOS门电路的技术细节。例如,为了避免静电的损
坏,各个制造商都开发了各种输入保护电路来防止输入电压变得过高。不过,这些保护电
路并不影响门电路的逻辑特性,这里我们就不详细讨论了。
specialized English for automation-Lesson 3 CMOS Logic Circuit的更多相关文章
- specialized English for automation-Lesson 2 Basic Circuits of Operational Amplifiers
排版有点乱.... ========================================================================= Operational Ampl ...
- specialized English for automation-Lesson 1 Analog Amplifiers
要求每天阅读一篇技术文档,不需要记下来,只是能看懂就好..后发现,这就是专业英语的课程资料. ----------------------------------------------------- ...
- Transistor 晶体管 场效应 双极型 达林顿 CMOS PMOS BJT FET
Transistor Tutorial Summary Transistor Tutorial Summary Bipolar Junction Transistor Tutorial We can ...
- CMOS和TTL的區別
TTL電路是晶體管-晶體管邏輯電路的英文縮寫(Transister-Transister-Logic ),是數字集成電路的一大門類.它采用雙極型工藝制造,具有高速度低功耗和品種多等特點. CMOS是: ...
- Discrete Mathematics and Its Applications | 1 CHAPTER The Foundations: Logic and Proofs | 1.2 Applications of Propositional Logic
Translating English Sentences System Specifications Boolean Searches Logic Puzzles Logic Circuits
- TTL和CMOS电平
参考: 1.https://baike.baidu.com/item/TTL%E7%94%B5%E5%B9%B3/5904345 2.https://baike.baidu.com/item/CMOS ...
- Logic and Fault simulation
fault simulation是指对fault circuit的simulation,来locate manufacturing defects并且进行fault diagnosis. logic ...
- Translate Exercises(3) 科技英语翻译
[1] CMOS logic is a newer technology, based on the use of complementary MOS transistorsto perform lo ...
- Integrated Circuit Intro
1.Noise Margin 不管是TTL还是CMOS Logic Level,都会有门限.如,5V CMOS的VoutH > 4.4V, VoutL <0.33V;而它对应的输入电平Vi ...
随机推荐
- python+Nginx+uWSGI使用说明
安装环境 Remote: CentOS 7.4 x64 (django.example.com) Python: Python3.6.5 Django: Django 2.0.4 nWSGI: uw ...
- MySQL server has gone away With statement: INSERT INTO `students`......
mysql出现ERROR : (2006, 'MySQL server has gone away') 的问题意思就是指client和MySQL server之间的链接断开了. 首选分析给出可能出现的 ...
- Linux安装rpm包时报错Header V3 DSA/SHA1 Signature, key ID 1d1e034b: NOKEY解决办法
这是因为yum安装了旧版本的GPG key造成的,解决办法: rpm --import /etc/pki/rpm-gpg/RPM* Header V3 DSA/SHA1 Signature, key ...
- MonkeyScript使用教程
原文地址https://www.cnblogs.com/yizhou-xu/p/8072813.html 原文地址https://www.cnblogs.com/YatHo/p/7205162.htm ...
- 线程,协程,IO模型
理论: 1.每创造一个进程,默认里面就有一个线程 2.进程是一个资源单位,而进程里面的线程才是CPU上的一个调度单位 3.一个进程里面的多个线程,是共享这个进程里面的资源的 4.线程创建的开销比进程要 ...
- 网关服务Spring Cloud Gateway(一)
Spring 官方最终还是按捺不住推出了自己的网关组件:Spring Cloud Gateway ,相比之前我们使用的 Zuul(1.x) 它有哪些优势呢?Zuul(1.x) 基于 Servlet,使 ...
- springcloud15---zuul-fallback
package com.itmuch.cloud; import org.springframework.boot.SpringApplication; import org.springframew ...
- Putty出现 Network error:Software caused connection abort
使用centos7.5 用Putty连接使用没多久就会出现 Network error:Software caused connection abort #修改sshd配置文件.修改3项配置即可 vi ...
- Windows10系统远程桌面连接出现卡顿如何解决
最新的windows10系统下,用户只要开启远程桌面连接,就能够轻松地操控其他电脑.但是,最近部分用户在win10中启用远程连接时,发现电脑窗口变得非常缓慢卡顿,这是怎么回事呢?其实,该问题与系统的设 ...
- 什么是OPTEE-OS
1. 为什么会出现这种技术? 为了安全,例如:保护指纹虹膜的生物特征数据 2. 为了确保数据安全各家公司都做了些什么? Arm公司提出的了trustzone技术,用一根安全总线(称为NS位)来判断当前 ...