This Design Idea stems from the limited availability of IC voltage regulators that can meet key USB-power specs, coupled with the need for turn-on sequencing and rise-time control at each output. As always, for PC-related designs, minimum cost is a primary motivation. USB specs require all loads to limit inrush current to less than 100 mA plus 50 µC of charge when powered on. If permission is granted to increase the load to 500 mA, inrush limiting may be required again to prevent excursions over the 500-mA limit. The other troublesome USB-power requirement is the "suspend"-current maximum of 500 µA, of which you may use only 250 µA; a termination resistor requires the rest. Suspend requires the load to power down but keep alive just enough to listen for permission to power up again. So, the sum of the regulators' operating currents plus load current must be less than 250 µA. The dual-regulator circuit meets the USB spec and powers an ASIC that requires a core voltage of 1.8V and I/O voltage of 3.3V to rise with a controlled sequence and slew rate (Figure 1).

Specifically, the core and I/O voltages track within 0.5V until the core voltage reaches 1.8V. The controlled slew rate limits inrush current to less than 100 mA. Two micropower linear regulators use a very-low-power bandgap voltage reference and a dual op amp. The dual op amp must draw low power, have inputs active to ground, provide rail-to-rail drive, and not reverse polarity as you apply power. Each op amp has an npn transistor buffering its output to provide greater than 100 mA. The regulator loops are stable with these components and values. Simple current limiting accrues from a resistor in series with each 2N3904 collector lead.

A 200-kΩ resistor that connects to the 10-nF bypass capacitor at the voltage reference controls the 1.8V power-up rise time. The resulting rise time is approximately tRISE=20 µA×1.235V/10 nF=2.5 msec. The 3.3V supply follows the 1.8V supply, according to the 10-msec time constant of its 100-kΩ, 100-nF input filter. A small Schottky diode connected between 1.8V and 3.3V guarantees the 3.3V to be within 0.5V of the 1.8V during start-up. Inrush current of approximately 38 mA is IINRUSH=CLOAD(dV/dt), where CLOAD is the total load capacitance, dV=1.8V, and dt=tRISE. The total operating quiescent current of this dual regulator measures just 56 µA, and the worst-case maximum spec for the circuit in Figure 1is 64 µA. This figure leaves 194 µA available for the load during suspend mode. Figure 1's application requires regulator current of less than 150 mA from each output. You can easily modify the circuit to provide more than 200 mA per channel by substituting a 2N4401 for the 2N- 3904 and adding active current limit with a 2N3906 (Figure 2).

Many USB-powered supplies also require a 5V output.

The circuit of Figure 3 provides precise inrush limiting for 5V and a signal to enable other supplies or loads. The portion of the circuit in broken lines limits inrush current to less than 100 mA at power-on. The 51.1Ω resistor charges the 5V load capacitance to approximately 4.5V, and the 2N3906 then releases the PFET's gate, allowing it to short-circuit the resistor. Finally, the 2N3904 turns off, enabling the linear regulators to start. This inrush circuit precisely limits peak inrush current independently of capacitive load. Use of a large load capacitance prevents load-current spikes from reaching the USB input line.

Dual-voltage regulator meets USB-power needs的更多相关文章

  1. High accuracy voltage regulator

    High accuracy voltage regulator Good morning everybody, I want to make a accurate voltage regulator ...

  2. MOSFET enhances voltage regulator's overcurrent protection

    The classic LM317 adjustable-output linear voltage regulator offers a relatively high, if package-de ...

  3. Digital variable resistor compensates voltage regulator

    A variable resistor that integrates a programmable, temperature-indexed look-up table can compensate ...

  4. LT1072 -- Wide-range voltage regulator automatically selects operating mode

    The circuit in Figure 1 delivers programming voltages to an EEPROM under the control of an external ...

  5. Papilio Pro Boards

    http://papilio.cc/index.php?n=Papilio.PapilioOne The Papilio is an Open Source FPGA development boar ...

  6. OpAmp Voltage Follower/Regulator

    LDO Regulator High accuracy voltage regulator Vout = 2.5V * (1 + ( 5.6 / 6.8 ) ) = 4.55V Recently th ...

  7. LDO current regulator for power LED

    LDO current regulator for power LED Challenge You've got a power LED? Great! Build a flash light! Wh ...

  8. Changing the Output Voltage of a Switching Regulator on the Fly

    http://www.powerguru.org/changing-the-output-voltage-of-a-switching-regulator-on-the-fly/ There are ...

  9. Power aware dynamic scheduling in multiprocessor system employing voltage islands

    Minimizing the overall power conservation in a symmetric multiprocessor system disposed in a system- ...

随机推荐

  1. HDU 6198 2017沈阳网络赛 线形递推

    题目链接:http://acm.hdu.edu.cn/showproblem.php?pid=6198 题意:给出一个数k,问用k个斐波那契数相加,得不到的数最小是几. 解法:先暴力打表看看有没有规律 ...

  2. [写出来才有价值系列:node.js]node.js 02-,learnyounode

    安装learnyounode: npm install g learnyounode 官方说直接 但是我发现不行,很慢几乎就是死在那里了 还好有淘宝的东西给我们用https://npm.taobao. ...

  3. 9. Swarm mode

  4. Funny Car Racing(最短路变形)

    描述 There is a funny car racing in a city with n junctions and m directed roads. The funny part is: e ...

  5. 再读《Parallel Programming with Python》并作笔记

    并发编程,在哪个语言里都属于高端应用,一定得会了才好意思说懂了这门语言. 在工作中用得并不是很多,忘了一些内容,就慢慢看,慢慢补上. 今天一天看了近三分之一(我看外文越来越快了??:)), 实践一下多 ...

  6. persistencejs:异步javascript数据库映射库

    persistence.js 是一个异步的 JavaScript 对象数据库映射(ORM)框架.拥有数据库无关的独立抽象层,可轻松支持新的数据库.该软件最开始是为浏览器设计的,利用 HTML5 的 W ...

  7. 计算机网络应用层之cookie

    一.生活中的cookie 无论你知不知道Cookie是什么,在你的生活中,肯定有使用过它.还记得你使用浏览器浏览网页时,当你要登陆时,网页上有一个记住密码或自动登陆的选项,当你选择时,你就使用了Coo ...

  8. Python函数系列-Random

    import random i = int(input('输入第一个数:')) j = int(input('输入第二个数:')) l = int(input('输入需要产生的个数:')) k=0 w ...

  9. 关于 bitset 的一些题目

    参考 http://www.cplusplus.com/reference/bitset/bitset/ https://blog.csdn.net/snowy_smile/article/detai ...

  10. .zip格式和zip伪加密

    ZIP文件的组成: 压缩源文件数据区+压缩源文件目录区+压缩源文件目录结束标志 压缩源文件数据区 50 4B 03 04:这是头文件标记(0x04034b50) 14 00:解压文件所需 pkware ...