This Design Idea stems from the limited availability of IC voltage regulators that can meet key USB-power specs, coupled with the need for turn-on sequencing and rise-time control at each output. As always, for PC-related designs, minimum cost is a primary motivation. USB specs require all loads to limit inrush current to less than 100 mA plus 50 µC of charge when powered on. If permission is granted to increase the load to 500 mA, inrush limiting may be required again to prevent excursions over the 500-mA limit. The other troublesome USB-power requirement is the "suspend"-current maximum of 500 µA, of which you may use only 250 µA; a termination resistor requires the rest. Suspend requires the load to power down but keep alive just enough to listen for permission to power up again. So, the sum of the regulators' operating currents plus load current must be less than 250 µA. The dual-regulator circuit meets the USB spec and powers an ASIC that requires a core voltage of 1.8V and I/O voltage of 3.3V to rise with a controlled sequence and slew rate (Figure 1).

Specifically, the core and I/O voltages track within 0.5V until the core voltage reaches 1.8V. The controlled slew rate limits inrush current to less than 100 mA. Two micropower linear regulators use a very-low-power bandgap voltage reference and a dual op amp. The dual op amp must draw low power, have inputs active to ground, provide rail-to-rail drive, and not reverse polarity as you apply power. Each op amp has an npn transistor buffering its output to provide greater than 100 mA. The regulator loops are stable with these components and values. Simple current limiting accrues from a resistor in series with each 2N3904 collector lead.

A 200-kΩ resistor that connects to the 10-nF bypass capacitor at the voltage reference controls the 1.8V power-up rise time. The resulting rise time is approximately tRISE=20 µA×1.235V/10 nF=2.5 msec. The 3.3V supply follows the 1.8V supply, according to the 10-msec time constant of its 100-kΩ, 100-nF input filter. A small Schottky diode connected between 1.8V and 3.3V guarantees the 3.3V to be within 0.5V of the 1.8V during start-up. Inrush current of approximately 38 mA is IINRUSH=CLOAD(dV/dt), where CLOAD is the total load capacitance, dV=1.8V, and dt=tRISE. The total operating quiescent current of this dual regulator measures just 56 µA, and the worst-case maximum spec for the circuit in Figure 1is 64 µA. This figure leaves 194 µA available for the load during suspend mode. Figure 1's application requires regulator current of less than 150 mA from each output. You can easily modify the circuit to provide more than 200 mA per channel by substituting a 2N4401 for the 2N- 3904 and adding active current limit with a 2N3906 (Figure 2).

Many USB-powered supplies also require a 5V output.

The circuit of Figure 3 provides precise inrush limiting for 5V and a signal to enable other supplies or loads. The portion of the circuit in broken lines limits inrush current to less than 100 mA at power-on. The 51.1Ω resistor charges the 5V load capacitance to approximately 4.5V, and the 2N3906 then releases the PFET's gate, allowing it to short-circuit the resistor. Finally, the 2N3904 turns off, enabling the linear regulators to start. This inrush circuit precisely limits peak inrush current independently of capacitive load. Use of a large load capacitance prevents load-current spikes from reaching the USB input line.

Dual-voltage regulator meets USB-power needs的更多相关文章

  1. High accuracy voltage regulator

    High accuracy voltage regulator Good morning everybody, I want to make a accurate voltage regulator ...

  2. MOSFET enhances voltage regulator's overcurrent protection

    The classic LM317 adjustable-output linear voltage regulator offers a relatively high, if package-de ...

  3. Digital variable resistor compensates voltage regulator

    A variable resistor that integrates a programmable, temperature-indexed look-up table can compensate ...

  4. LT1072 -- Wide-range voltage regulator automatically selects operating mode

    The circuit in Figure 1 delivers programming voltages to an EEPROM under the control of an external ...

  5. Papilio Pro Boards

    http://papilio.cc/index.php?n=Papilio.PapilioOne The Papilio is an Open Source FPGA development boar ...

  6. OpAmp Voltage Follower/Regulator

    LDO Regulator High accuracy voltage regulator Vout = 2.5V * (1 + ( 5.6 / 6.8 ) ) = 4.55V Recently th ...

  7. LDO current regulator for power LED

    LDO current regulator for power LED Challenge You've got a power LED? Great! Build a flash light! Wh ...

  8. Changing the Output Voltage of a Switching Regulator on the Fly

    http://www.powerguru.org/changing-the-output-voltage-of-a-switching-regulator-on-the-fly/ There are ...

  9. Power aware dynamic scheduling in multiprocessor system employing voltage islands

    Minimizing the overall power conservation in a symmetric multiprocessor system disposed in a system- ...

随机推荐

  1. javaScript-继承2种方式

    1.组合继承 组合继承带来的问题很明细就是父类的构造函数会调用两次,如: function Person(name, age, sex) { this.name = name; this.age = ...

  2. css实现一行居中显示,两行靠左显示

    <!DOCTYPE html> <html lang="en"> <head> <meta charset="UTF-8&quo ...

  3. django rest_framework中将json输出字符强制为utf-8编码

    最近在和日本外包合作开发JIRA对接发布系统的版本单时, 遇到这个问题. 就是我们这边的输出浏览器显示为中文,而到了JIRA端就出现乱码. 查了文档,原来django rest_framework的默 ...

  4. [Matlab]Upper Triangularization & Back Substitution代码

    用来做数值计算作业的代码,来自Numerical Methods Using Matlab (4th Edition) [John H. Mathews, Kurtis K. Fink],改了一下注释 ...

  5. 使用递归计算n的阶乘n!

    计算n! 观察公式2可以直接使用递归求解 C++代码如下: #include <iostream> using namespace std; unsigned func(unsigned ...

  6. Roman to Integer & Integer to Roman

    题目: Given a roman numeral, convert it to an integer. Input is guaranteed to be within the range from ...

  7. Oracle表空间不足ORA-01654

    v在往数据表里插入数据时,出现了ORA-01654: 索引 SSERVICE.IX_MSI_WDR_INPUT_1 无法通过 1024 (在表空间 USERD 中) 扩展的错误信息,原来是数据量太大, ...

  8. 20169211《Linux内核原理与分析》第一周作业

          本科期间,学校开设过linux相关的课程,当时的学习方式主要以课堂听授为主.虽然老师也提供了相关的学习教材跟参考材料,但是整体学下来感觉收获并不是太大,现在回想起来,主要还是由于自己课下没 ...

  9. Java常用工具类之时间转换

    import java.text.DecimalFormat; import java.text.ParseException; import java.text.SimpleDateFormat; ...

  10. 洛谷——P4017 最大食物链计数

    P4017 最大食物链计数 题目背景 你知道食物链吗?Delia生物考试的时候,数食物链条数的题目全都错了,因为她总是重复数了几条或漏掉了几条.于是她来就来求助你,然而你也不会啊!写一个程序来帮帮她吧 ...