BeeHive204
Very fast universal 4x 48-pindrive concurrent multiprogramming system with ISP capability

BeeProg2
Very fast universal 48-pindrive Programmer with USB/LPT interface and ISP capability

BeeProg2C
Very fast universal 48-pindrive Programmer with USB interface and ISP capability

BeeProg+
Universal 48-pindrive Programmer with USB/LPT interface and ISP capability

SmartProg2
Universal 40-pindrive Programmer with USB interface and ISP capability

MEMprog2
Universal memory Programmer

SEEprog
Serial EEPROM Programmer

This user manual covers these ELNEC programmers: BeeHive204, BeeProg2, BeeProg2C,
BeeProg+, SmartProg2, MEMprog2 and SEEprog.
BeeHive204 is very fast universal 4x 48-pindrive concurrent multiprogramming system
designed for high volume production programming with minimal operator effort. The chips are
programmed at near theoretical maximum programming speed. Using build-in ISP connectors
the programmer is able to program ISP capable chips in-circuit.
BeeProg2 is a fast universal USB/LPT interfaced universal programmer and logic IC tester
with 48 powerful pindrivers. Using build-in ISP connector the programmer is able to program
ISP capable chips in-circuit. This design allows easily add new devices to the device list.
BeeProg2 is a true universal and a true low cost programmer, providing one of the best
"value for money" in today's market.
BeeProg2C is a cost effective version of BeeProg2 programmer (without some special
devices and LPT port interface). If you need program some of the mentioned devices, please
take a look at BeeProg2 programmer.
BeeProg+ is a fast universal USB/LPT interfaced universal programmer and logic IC tester
with 48 powerful pindrivers. Using build-in ISP connector the programmer is able to program
ISP capable chips in-circuit. This design allows easily add new devices to the device list.
BeeProg+ is a true universal and a true low cost programmer, providing one of the best
"value for money" in today's market.
SmartProg2 is a small, fast and powerful USB interfaced programmer of all kinds of
programmable devices. Using build-in ISP connector the programmer is able to program ISP
capable chips in-circuit. It has design, which allows easily add new devices to the device list.
Nice "value for money" in this class.
MEMprog2 is a small, fast and powerful USB interfaced programmer for EPROM, EEPROM,
Flash EPROM, NVRAM, serial EEPROM and static RAM tester. MEMprog2 can be upgraded
to SmartProg2.
SEEprog is universal programmer of all serial EEPROM in 8 pin DIL package. SEEprog
programs EEPROM with interface IIC, SPI and Microwire, and also specialty as for example
digital thermometers. The programmer supports LV (3.3V) devices too.
All our programmers work with almost any IBM PC Pentium compatible or higher, portable or
desktop personal computers. Programmers use the USB port or parallel (printer) port of PC.
All programmers function flawlessly on Windows operating system (see section PC
requirement).
All programmers are driven by an easy-to-use, control program with pull-down menus, hot
keys and online help. Control program is common for all the ELNEC programmers.
Advanced design, including protection circuits, original brand components and careful
manufacturing allows us to provide a three-years warranty for BeeHive204, BeeProg2,
BeeProg2C, BeeProg+ and SmartProg2 and one-year warranty for MEMprog2 and
SEEprog on parts and labor for the programmers (limited 25,000 cycle warranty on ZIF
socket). This warranty terms are valid for customers, who purchase a programmer directly

from Elnec company. The warranty conditions of Elnec sellers may differ depending on the
target country law system or Elnec seller’s warranty policy.
Note: We don’t recommend use programmers MEMprog2 and SEEprog for In-circuit
programming.

In-system serial programming by BeeHive204
Optimized advanced pindriver deliver programming performance without overshoot or ground
bounce for all device technologies. Pin drivers operate down to 1.8V so you'll be ready to
program the full range of today's advanced low- voltage devices.
The ISP programming solution performs programming verification at the marginal level of
supply voltage, which, obviously, improves programming yield, and guarantees long data
retention.
The ISP programming solution provides also the power supply for the target system.
This ISP programming solution provides very competitive price but excellent hardware design
for reliable programming.
The software provide full information for ISP implementation: Description of ISP connector
pins for currently selected chip, recommended target design around in-circuit programmed
chip and other necessary information.
For general definition, recommendation and direction about ISP see section Common notes
/ ISP please.
Description of ISP connector
As ISP connector is used 20 pins connector 2-1634689-0 from TE connectivity or other
compatible connector.

Comment to above picture:

picture C) Connection of pins 15 and 16 when are configured as logical signal needed for ISP programming

pictures D) E) When pins 15 and 16 are configured as status of LED OK and LED ERROR

picture D) before first action with desired ISP device 
picture E) after first action with desired ISP device

Notes: When LED OK or LED ERROR ON (shine),
this status is presented as logical H, level of H is 1,8V - 5V depend on H level of desired ISP device.

When LED OK or LED ERROR OFF (not shine),
this status is presented as logical L, level of L is 0V - 0,4V.

The above mentioned values are provided to understand (and also to exactly calculate) the
value of resistors, which isolate (separate) the programmed chip and target system.
Specification of ISP connector pins depends on the device, which you want to program. You
can find it in the control SW for programmer (PG4UW), menu Device / Device Info (Ctrl+F1).
Be aware, the ISP programming way of respective device must be selected. It is indicated by
(ISP) suffix after name of selected device.

ISP connector of BeeProg2 programmer: (front view at connector) -- STM32F103RE ( ISP-JTAG )

Description of ISP connector pins:
1 - Target VCC check only
2 - GND (VSS)
3 - nTRST
4 - GND (VSS)
5 - TDI
6 - GND (VSS)
7 - TMS
8 - GND (VSS)
9 - TCK
10 - GND (VSS)
11 - RTCK
12 - GND (VSS)
13 - TDO
14 - YES!
15 - nSRST
16 - DBGRQ
17 - GND (VSS)
18 - GND (VSS)
19 - Target system power supply *1
20 - Target system power supply *1
Notes:
*1 Programmer can provide a power supply for the target system.
See please Help for "Device options / Operation options" menu
item for details.

Recommended target circuit design

Recommended target application design shows typical STM32 circuitry needed for ISP programming via JTAG interface.
If you have correctly implemented JTAG interface in your application (e.g. for debug purposes), you probably don't need any special modifications. ISP connector pin names are derived from standard 20-pin connector commonly used for ARM-core based devices. Connect them in appropriate way. The connectors are not identical! It is highly recommended to connect all ISP connector GND (VSS) pins with target application GND (VSS) line in order to achieve better communication reliability (they screen signal wires). Use appropriate setting on BOOT0 and BOOT1 pin(s) to ensure proper boot mode - SYSTEM MEMORY boot mode is preferred. Booting from FLASH is not recommended if re-programming, since program running from flash might disable JTAG pins (by remapping them to general IO).
Otherwise keep in mind also the following:
- Don't couple JNTRST pin directly to NRST pin - this will make JTAG communication impossible.
- Provide JTDO, JTCK, JTMS, JTDI and JNTRST pins with serial resistors or jumpers. The aim is to isolate target device from the rest of application. Recommended value of resistors R1 - R5 is 1k5 or more (see ISP connector pin circuitry of BeeProg2 programmer at bottom).
- Provide NRST pin with serial resistor or jumper. The aim is to isolate target device from the rest of application. Recommended value of R6 resistor is 10k or more.
Note: The length of ISP connection from ISP connector to programmed chip has not exceed 30cm.

Inside look into the BeeProg2 programmer hardware to know, how are driven ISP connector signals:

RA1 180R, RA2 1k3, RA3 22k,
RB1 10k, RB2 10k,
CC1 1n, RC1 1k3, RC2 22k,
RD1 22k, CE1 1n, RE1 1k3,

C) Connection of pins 15 and 16 when are configured as logical signal needed for ISP programming

D) E) When pins 15 and 16 are configured as status of LED OK and LED ERROR

D) before first action with desired ISP device

E) after first action with desired ISP device

Notes:
When LED OK or LED ERROR ON (shine), this status is presented as logical H, level of H is 1,8V - 5V depend on H level of desired ISP device.
When LED OK or LED ERROR OFF (not shine), this status is presented as logical L, level of L is 0V - 0,4V.
The above mentioned values are provided to understand (and also to exactly calculate) the value of resistors, which isolate (separate) the programmed chip and target system.

ISP connector of BeeProg2 programmer: (front view at connector) -- STM32F103RE ( ISP-SWD )

Description of ISP connector pins:
1 - Target VCC check only
2 - GND (VSS)
3 - nTRST
4 - GND (VSS)
5 - TDI
6 - GND (VSS)
7 - TMS
8 - GND (VSS)
9 - TCK
10 - GND (VSS)
11 - RTCK
12 - GND (VSS)
13 - TDO
14 - YES!
15 - nSRST
16 - DBGRQ
17 - GND (VSS)
18 - GND (VSS)
19 - Target system power supply *1
20 - Target system power supply *1
Notes:
*1 Programmer can provide a power supply for the target system.
See please Help for "Device options / Operation options" menu
item for details.

Recommended target circuit design

ISP connector of BeeProg2 programmer: (front view at connector) -- LPC231X ( ISP-UART )

Description of ISP connector pins:
1 - Target VDD check only
2 - GND (VSS)
3 - Don't connect!
4 - GND (VSS)
5 - P0.14
6 - GND (VSS)
7 - Don't connect!
8 - GND (VSS)
9 - RxD/P0.1
10 - GND (VSS)
11 - TxD/P0.0
12 - GND (VSS)
13 - RST\
14 - YES!
15 - OK
16 - ERROR
17 - GND (VSS)
18 - GND (VSS)
19 - Target system power supply *1
20 - Target system power supply *1
Notes:
*1 Programmer can provide a power supply for the target system.
See please Help for "Device options / Operation options" menu
item for details.

Recommended target circuit design

Purpose of the R1..R3 resistors is to isolate the programmed chip from rest of target system.
Recommended value of resistors R1..R3 for BeeProg2 programmer is 1k5 or more.
You can also use jumpers instead of the resistors.
Note: The length of ISP connection from ISP connector to programmed chip has not exceed 30cm.

ISP connector of BeeProg2 programmer: (front view at connector) -- 24CXX ( ISP )

Description of ISP connector pins:
1 - Target VCC check only
2 - GND (VSS)
3 - Don't connect!
4 - GND (VSS)
5 - Target WP check only
6 - GND (VSS)
7 - Don't connect!
8 - GND (VSS)
9 - SDA
10 - GND (VSS)
11 - SCL
12 - GND (VSS)
13 - Don't connect!
14 - YES!
15 - OK
16 - ERROR
17 - GND (VSS)
18 - GND (VSS)
19 - Target system power supply *1
20 - Target system power supply *1
Notes:
*1 Programmer can provide a power supply for the target system.
See please Help for "Device options / Operation options" menu
item for details.

Recommended target circuit design

VCC: Power supply voltage of application.
The programmer uses this signal to test, if the target application is powered.
GND: Common ground for programmer and application.

RP1, RP2: Pull-Up resistors for SDA/SCL signals. Values must meet the IIC bus specification.

SDA, SCL: IIC bus communication signals.

WP: Write Protect pin, must be set to inactive level while programming the device.
The programmer uses this signal to test the WP pin level before programming of the chip.

(*1): If you have RP1 and RP2 resistors too low (RP1, RP2 < 500 Ohm),
the programmer is not able to provide the sufficient level L at SDA/SCL pins,
you have to isolate SDA and SCL signals of programmed chip (by jumpers, for example).
In this case, the programmer provides pull-up resistors for SDA/SCL pins.
If you have RP1 and RP2 resistors > 1kOhm, is not necessarily to isolate SDA and SCL signals of programmed chip.
For further information, please refer to ISP Application Notes available at our web site.
Note: The length of ISP connection from ISP connector to programmed chip has not exceed 30cm.

ELNEC Programmer的更多相关文章

  1. BeeProg2C Extremely fast universal USB interfaced programmer

    http://www.elnec.com/products/universal-programmers/beeprog2c/ FPGA based totally reconfigurable 48  ...

  2. SmartProg2 Universal, ISP capable programmer

    http://www.elnec.com/products/universal-programmers/smartprog2/ 40 powerful TTL pindrivers provide H ...

  3. What technical details should a programmer of a web application consider before making the site public?

    What things should a programmer implementing the technical details of a web application consider bef ...

  4. 程序员能力矩阵 Programmer Competency Matrix

    [译文]程序员能力矩阵 Programmer Competency Matrix [译文]程序员能力矩阵 Programmer Competency Matrix 注意:每个层次的知识都是渐增的,位于 ...

  5. What every programmer should know about memory 笔记

    What every programmer should know about memory, Part 1(笔记) 每个程序员都应该了解的内存知识[第一部分] 2.商用硬件现状      现在硬件的 ...

  6. [转] Finding the Best Programmer's Font

    原文 Finding the Best Programmer's Font

  7. 10 Things Every Java Programmer Should Know about String

    String in Java is very special class and most frequently used class as well. There are lot many thin ...

  8. POJ - 1245 Programmer, Rank Thyself

    POJ - 1245 Programmer, Rank Thyself Time Limit: 1000MS Memory Limit: 10000KB 64bit IO Format: %I64d  ...

  9. sof文件和NIOS II的软件(elf)合并为jic文件以使用Quartus Programmer烧写

    将Altera FPGA的sof文件和NIOS II的elf固件合并为一个jic文件以使用Quartus Programmer烧写   我们在学习和调试NIOS II工程的时候,一般都是先使用Quar ...

随机推荐

  1. go 切片的 插入、删除

    package main import ( "fmt" ) func InsertSpringSliceCopy(slice, insertion []string, index ...

  2. 浅谈js设计模式之策略模式

    策略模式有着广泛的应用.本节我们就以年终奖的计算为例进行介绍. 很多公司的年终奖是根据员工的工资基数和年底绩效情况来发放的.例如,绩效为 S的人年终奖有 4倍工资,绩效为 A的人年终奖有 3倍工资,而 ...

  3. JAVA复习笔记:内存结构和类加载

    Part1:JVM内存结构 JVM定义了若干个程序执行期间使用的数据区域.这个区域里的一些数据在JVM启动的时候创建,在JVM退出的时候销毁.而其他的数据依赖于每一个线程,在线程创建时创建,在线程退出 ...

  4. epoll对poll(select)的改进

    select的几大缺点:   每次调用select,都需要把fd集合从用户态拷贝到内核态,这个开销在fd很多时会很大: 每次调用select,内核需要遍历传递进来的所有fd(判断检测文件是否可用).有 ...

  5. (六)MyBatis杂项

    第一节:处理CLOB.BLOB类型数据 第二节:传入多个输入参数 第三节:MyBatis分页 1,逻辑分页 2,物理分页 MyBatis默认情况下,MyBatis启用一级缓存,即同一个SqlSessi ...

  6. 使用django发送邮件时的连接超时问题解决

    一.报错 研究报错半天,没看出代码有什么毛病,就是发送邮件时连接超时,发送邮件的连接用户名密码都没有错误,于是就网上各种查... 终于皇天不负有心人,找到答案了.. 在服务器上输入telnet smt ...

  7. shell常用

    -e filename 如果 filename存在,则为真-d filename 如果 filename为目录,则为真 -f filename 如果 filename为常规文件,则为真-L filen ...

  8. Spark(一)Spark简介

    一.官网介绍 1 什么是Spark 官网地址:http://spark.apache.org/ Apache Spark 是专为大规模数据处理而设计的快速通用的计算引擎.Spark是UC Berkel ...

  9. day9--paramiko模块

    志不坚者智不达 paramiko:在Linux链接其他机器,每台Linux机器都有一个SSHClient:Python自己也写了一个SSHClient,那么Python写paramiko创建SSHCl ...

  10. bzoj 1212: [HNOI2004]L语言

    思路:字典树+dp, dp[ i ] 表示 前缀到 i 能不能被理解, 如果dp[ i ] 是能被理解的那么, 把i + 1, i + 2 ....  在字典树上走,走到一个单词就转移. ,这样可行的 ...