http://www.tweakers.fr/timings.html

-Cas# Latency (tCL).
Number of clocks that elapses between the memory controller telling
the memory module to access a particular column in the current row,
and the data from that column being read from the module's output pins.

-RAS# to CAS# Delay (tRCD).
Controls the number of clocks inserted between a row activate command
and a read or write command to that row. Last Intel chipset (965 and P35)
allow to change RAS# to CAS# Read Delay and RAS# to CAS# Write Delay separately

-RAS# Precharge (tRP).
Controls the number of clocks that are inserted between a row precharge
command and an activate command to the same rank.

-Activate to Precharge delay (tRAS).
Number of clocks taken between a bank active command and issuing the
precharge command. Usually, tRAS=tCL + tRCD + 2.

-Row Cycle Time (tRC).
Determines the minimum number of clock cycles a memory row takes to
complete a full cycle, from row activation up to the precharging of
the active row. For optimal performance, use the lowest value you can,
according to the tRC = tRAS + tRP formula. For example:
if your memory module's tRAS is 7 clock cycles and its tRP is 4 clock cycles,
then the row cycle time or tRC should be 11 clock cycles.

-Refresh to Activate Delay / Refresh Cycle Time (tRFC).
Determines the number of clock measured from a Refresh command (REF)
until the first Activate command (ACT) to the same rank

-Refresh Mode Select (RMS) / Refresh Period (tREF).
Determines at what rate refreshes will be executed. Contrary to other timings,
higher value is better for performance.

-Command Rate / Command per Clock (1T/2T).
Delay between when a memory chip is selected and when the first active
command can be issued. The factors that determine whether a memory
subsystem can tolerate a 1T command rate are many, including the number
of memory banks, the number of DIMMs present, and the quality of the DIMMs.

-Performance Level / Read Delay (tRD).
tRD is the number of memory clocks from DRAM Chip Select# assert
to Host Data Ready# assertion on the FSB.
Hight influence on performance and stability.

-Write to Precharge Delay / Write Recovery Time (tWR).
-Write Recovery time is an internal dram timing, values are usually 3 to 10.
It specifies the amount of delay (in clock cycles) that must elapse after the
completion of a valid write operation, before an active bank can be precharged.
-Write to Precharge is a command delay, and is calculed as:
Write to Precharge = tCL - 1 +BL/2 + tWR.
BL(Burst Lenght) practically always 8.

-Write to Read command Delay / Write to Read Delay (tWTR).
-Write to Read delay is an internal dram timing, values are usually 2 to 8.
Specifie the number of clock between the last valid write operation and the next
read command to the same internal bank
-Write to Read command is a command delay, and is calculed as:
Write to Read = tCL - 1 +BL/2 + tWTR.
BL(Burst Lenght) practically always 8.

-Activate to Activate delay (tRRD).
Number of clocks between two row activate in different banks of the same rank.

-Read to Precharge delay (tRTP).
Number of clocks that are inserted between a read command to a row
pre-charge command to the same rank.

-Read to Write delay (tRTW).
Number of clocks that are inserted between a read command to a write
command to the same rank.

-Round Trip Latency.
Number of Uncore clocks that are inserted for Read data after
a Read Cas# is send to a DIMM.

-Four Activate Window (tFAW).
Specifies the time window in wich four activates are allowed the same rank.

-Precharge to Precharge delay (tPTP).
Number of clocks that are inserted between two Precharge command in
different banks of the same rank.

-Write-Read Command Spacing (tWR-RD).
This field determines the number of turn-around clocks on the data bus needs
to be inserted between write command and a subsequent read command on Different Rank.

-Read-Write Command Spacing (tRD-WR).
This field determines the number of turn-around clocks on the data bus needs
to be inserted between read command and a subsequent write command on Different Rank.

-Write-Write Command Spacing (tWR-WR).
This field controls the turnaround time on the DQ bus for WR-WR sequence to
different ranks in one channel.

-Force Auto Precharge.
When enabled, force auto Precharging with every read or write command.
This may be preferred in situation where powers savings is favored over performance.

-Maximum Asynchronous Latency.
Specify the maximum round trip latency in the system from the processeur to
the DRAM devices and back.

-Maximum Read Latency.
Specify the maximum round trip latency in the system from the processeur to
the DRAM devices and back. This time is specified in NorthBridge clock and
includes the asynchronous and synchronous latencies.

-Read/Write Queue Bypass
Specify the number of times that the oldest operation in the DCI read/Write
queue may be bypassed .

-Queue Bypass Max
Specify the maximum of times that the oldest memory-access request in
the DRAM controller queue may be bypassed .

-DRAM Idle timer.
Determine the number of clocks the DRAM Controller will remain in the idle
state before it begins precharging all pages.

parameter–key parameters的更多相关文章

  1. OpenIddict 登录及详细流程解析

    GitHub上实例都是集成了Identity来实现,我这里去掉了相关东西,实现自定义的登录满足自己的结构要求 服务端配置添加数据库服务以及定时任务服务 builder.Services.AddDbCo ...

  2. ruby -- 进阶学习(三)Strong Parameters在rail3.0和4.0中的区别

    今天coding的时候遇到一个未知的类型,于是用puts logo_params.class查了下数据类型,然后google了一下发现是 Strong Parameter Strong paramet ...

  3. GP中Geoprocessor.Execute(string name, IVariantArray parameters, ITrackCancel trackCancel)

    在做一个项目的过程中,发现GP运算方法 Execute(string name, IVariantArray parameters, ITrackCancel trackCancel) 与Execut ...

  4. 【转载】#324 - A Generic Class Can Have More than One Type Parameter

    A generic class includes one or more type parameters that will be substituted with actual types when ...

  5. 存储过程的调用和Parameters数组的调用

    记录一些杂记吧 declare @d datetime set @d=GETDATE() select * from [ACC_B2B].[dbo].ORDER_Head --where 1=1 se ...

  6. C++ std::map

    std::map template < class Key, // map::key_type class T, // map::mapped_type class Compare = less ...

  7. MVC系列——MVC源码学习:打造自己的MVC框架(三:自定义路由规则)

    前言:上篇介绍了下自己的MVC框架前两个版本,经过两天的整理,版本三基本已经完成,今天还是发出来供大家参考和学习.虽然微软的Routing功能已经非常强大,完全没有必要再“重复造轮子”了,但博主还是觉 ...

  8. Java读取xml配置文件

    package test.com; import java.io.FileInputStream; import javax.xml.parsers.DocumentBuilder;import ja ...

  9. C#.NET万能数据库访问封装类(ACCESS、SQLServer、Oracle)

    using System; using System.Collections; using System.Collections.Specialized; using System.Data; usi ...

随机推荐

  1. 概率dp——期望水题hdu4405

    还是逆推,如果遇到跳板直接继承目标地的期望即可 #include<bits/stdc++.h> using namespace std; #define maxn 200005 doubl ...

  2. LUOGU P2290 [HNOI2004]树的计数(组合数,prufer序)

    传送门 解题思路 \(prufer\)序,就是所有的不同的无根树,都可以转化为唯一的序列.做法就是每次从度数为\(1\)的点中选出一个字典序最小的,把这个点删掉,并把这个点相连的节点加入序列,直到只剩 ...

  3. 框架前期准备篇之AutoFac常见用法总结 转载

    框架前期准备篇之AutoFac常见用法总结 一. 说在前面的话 凡是大约工作在两年以上的朋友们,或多或少都会接触到一些框架搭建方面的知识,只要一谈到框架搭建这个问题或者最佳用法这个问题,势必会引起一点 ...

  4. day 65 Django基础之django分页

      Django基础之django分页   一.Django的内置分页器(paginator) view from django.shortcuts import render,HttpRespons ...

  5. Django杂篇(1)

    目录 Django杂篇(1) bulk_create Pagination 创建多对多表关系的常用方法 form校验组件的应用 渲染页面 展示错误信息 校验数据 常用字段 Django杂篇(1) 这里 ...

  6. SHELL递归遍历文件夹下所有文件

    #!/bin/bash read_dir(){ ` do "/"$file ] then if [[ $file != '.' && $file != '..' ] ...

  7. java开发系列-服务器tomcat

    概述 tomcat是Apache组织提供的,中小型的免费的支持Servlet和JSP规范的服务器. tomcat安装配置 下载 官方下载地址 下载,绿色版直接解压到指定目录就好. 启动Tomcat 双 ...

  8. printk函数速率限制

    如果你不小心, 你会发现自己用 printk 产生了上千条消息, 压倒了控制台并且, 可能地, 使系统日志文件溢出. 当使用一个慢速控制台设备(例如, 一个串口), 过量的消息速率也 能拖慢系统或者只 ...

  9. 4.RDD常用算子之transformations

    RDD Opertions     transformations:create a new dataset from an existing one         RDDA --> RDDB ...

  10. [JZOJ4769]【GDOI2017模拟9.9】graph

    题目 描述 题目大意很明确了,所以不说-- 思考历程 一看见这题,咦,这就是传说中的动态图吗? 普通的动态图是维护连通性,这题是维护它是否是二分图,换言之就是维护它是否有奇环. 好像很复杂的样子. 想 ...