【learning ddr mode reigsters】的更多相关文章

learning ddr mode reigsters

For application flexibility, various functions, features, and modes are programmable in four Mode Registers,provided by the DDR3 SDRAM, as user defined variables and they must be programmed via a Mode Register Set (MRS) command. As the default values…

learning ddr pagesize calculate

example: if DDR is 512MB*16*8 COLBITS = 10,  A0-A9 be used for cloumn address. ORG = 16 ,  each bank's  datas bit 16. pagesize = 1024*16*8 =2k.…

learning ddr Electrical Characteristics and AC Timing

reference: JEDS79-3F.pdf , page:181…

learning ddr tRP and tRP tRTP CL tRAS

referce :https://blog.csdn.net/ghostyu/article/details/7728106 tRP(RAS Precharge Time): “内存行地址控制器预充电时间” tRCD(RAS-to-CAS Delay)“行寻址至列寻址延迟时间” CL(CAS Latency):“内存读写操作前列地址控制器的潜伏时间” tRAS(RAS Active Time): “内存行有效至预充电的最短周期”…

learning ddr write leveling

…

learning ddr seft-refresh mode summary

…

learning ddr input clock frequency change condition

…

learning ddr DLL-off mode

…

learning ddr mode register MR3

…

learning ddr mode register MR2

…