…

…

JTAG Finder Figuring out the JTAG Pinouts on a Device is usually the most time-consuming and frustrating process and Finding the pinouts for these ports allows you to access with correct JTAG Devices likeGPG ORT,  and JTAG Finder helps you to get sta…

Correctly installing OpenOCD includes making your operating system give OpenOCD access to debug adapters. Once that has been done, Tcl commands are used to select which one is used, and to configure how it is used. Note: Because OpenOCD started out w…

For most embedded CPU architecture implementations, the JTAG port is used by the debugger to interface the chip for debugging one or more cores. The normal user will probably not need to know details of the JTAG implementation unless there is a need…

http://debugmo.de/2012/02/xvcd-the-xilinx-virtual-cable-daemon/ I recently discovered an almost undocumented function in Xilinx ISE: the Xilinx virtual cable driver. It’s basically “a platform cable without a platform cable” (as marcan said so nicely…

SPI  SPI接口的全称是"Serial Peripheral Interface",意为串行外围接口,是Motorola首先在其MC68HCXX系列处理器上定义的. SPI接口主要应用在EEPROM,FLASH,实时时钟,AD转换器,还有数字信号处理器和数字信号解码器之间.  SPI接口是以主从方式工作的,这种模式通常有一个主器件和一个或多个从器件,其接口包括以下四种信号: (1)MOSI – 主器件数据输出,从器件数据输入 (2)MISO – 主器件数据输入,从器件数据输出 (3…

SPI 全称及由来:SPI接口的全称是"Serial Peripheral Interface",意为串行外围接口,是Motorola首先在其MC68HCXX系列处理器上定义的. 使用方法:SPI接口主要应用在EEPROM,FLASH,实时时钟,AD转换器,还有数字信号处理器和数字信号解码器之间. 工作模式:SPI接口是以主从方式工作的,这种模式通常有一个主器件和一个或多个从器件,其接口包括以下四种信号: (1)MOSI – 主器件数据输出,从器件数据输入 (2)MISO – 主器件数…

Debug and trace functions are integrated into the ARM Cortex-M4. Serial wire debug and trace functions are supported in addition to a standard JTAG debug and parallel trace functions. The ARM Cortex-M4 is configured to support up to eight breakpoints…

Test access port (TAP) JTAG defines a TAP (Test access port). The TAP is a general-purpose port that can provide access to many test support functions built into a component. It is composed as a minimum of the three input connections (TDI, TCK, TMS)…

debug aaa accounting through debug auto-config debug aaa accounting : to display information on accountable events as they occur(in privileged EXEC mode) no debug aaa accounting : to disable debugging output debug aaa authentication : to display info…

This article describes how to create, build and debug your first driver using Visual Studio and VisualDDK. It provides detailed step-by-step instructions on using the development and debugging tools, leaving the driver API and architecture descriptio…

Open JTAG Project is an open source hardware and software for a high speed USB JTAG tool. In this site, you can find and download all necesary files to make your JTAG device. The electric schematics, the PCB design including Gerber files, the VHDL pr…

Implementation of Serial Wire JTAG flash programming in ARM Cortex M3 Processors The goal of the project was to use the Serial Wire JTAG protocol implemented in the ARM cortex processors for programming the flash memory of it. JTAG was actually imple…

http://forums.xilinx.com/t5/Configuration/Spartan6-slave-SelectMap-configuration-fails-owing-to-JTAG/td-p/504815 I have a board with a XC6SLX9 which is configured in Slave SelectMap mode by a STM32F4 ARM CortexM4 MCU.  All works fine in normal operat…

JTAG接口解读 通常所说的JTAG大致分两类,一类用于测试芯片的电气特性,检测芯片是否有问题:一类用于Debug:一般支持JTAG的CPU内都包含了这两个模块. 一个含有JTAG Debug接口模块的CPU,只要时钟正常,就可以通过JTAG接口访问CPU的内部寄存器和挂在CPU总线上的设备,如FLASH,RAM,SOC(比如4510B,44Box,AT91M系列)内置模块的寄存器,像UART,Timers,GPIO等等的寄存器. 上面说的只是JTAG接口所具备的能力,要使用这些功能,还需要软件…

A novel massively parallel supercomputer of hundreds of teraOPS-scale includes node architectures based upon System-On-a-Chip technology, i.e., each processing node comprises a single Application Specific Integrated Circuit (ASIC). Within each ASIC n…

原文网址:http://elinux.org/Beagleboard:BeagleBoneBlack Did you know that elinux.org has Mailing Lists? Please feel free to register today to discuss the wiki in general, request features, etc. etc.. Thanks!--Wmat (talk) Beagleboard:BeagleBoneBlack     Th…

https://www.lpcware.com/content/faq/lpcxpresso/using-lpclink2-as-lpc4370-eval As well as being a standalone debug probe, the LPC-Link2 can also be used as a simple LPC4370 evaluation board. The following notes may assist in such usage. Debug connecti…

============================================================================== 深入linux kernel内核配置选项 ============================================================================== 如果自己不亲自实践配置的话,你永远也体会不到内核的真实所在. 使用过linux的发行版之一gentoo的话,你应该知道这是一个彻头彻尾的自定义…

AGDI Drivers AGDI is an Application Program Interface (API) third-party developers can use to create hardware debugger drivers that interface directly with the Keil µVision Debugger. The purpose of AGDI is to provide a way to interface the Keil Debug…

引言 经过前面的分析和介绍,我们对ORPSoC的启动过程(http://blog.csdn.net/rill_zhen/article/details/8855743)和 ORpSoC的debug子系统(http://blog.csdn.net/rill_zhen/article/details/9045837)有了初步的了解, 但是对于启动和debug前的工作还没有仔细分析过.比如FPGA是怎么config的,orpmon是怎么load的,是如何事先烧到外部的flash里的,等等. 本小节就试…

SPI.IIC.IIS.UART.CAN.SDIO.GPIO总线协议 SPI(Serial Peripheral Interface:串行外设接口)SPI总线由三条信号线组成:串行时钟(SCLK).串行数据输出(SDO).串行数据输入(SDI).SPI总线可以实现多个SPI设备互相连 接.提供SPI串行时钟的SPI设备为SPI主机或主设备(Master),其他设备为SPI从机或从设备(Slave).主从设备间可以实现全双工通 信,当有多个从设备时,还可以增加一条从设备选择线.如果用通用IO口模拟…

One of the basic needs of the embedded software development through the terminal to output debugging information, generally two ways to achieve: one is the COM port on the UART and PC using a serial cable connecting plate through the PC HyperTerminal…

https://github.com/MarkDing/swd_programing_sram // // Copyright (c) 2013 SILICON LABORATORIES, INC. // // FILE NAME : 32bit_prog_defs.h // DESCRIPTION : ARM Serial Wire debug interface header file // #ifndef _32BIT_PROG_DEFS_ #define _32BIT_PROG_DEFS…

Quicklinks If you already know what are the features of the new plug-in and just want to know how to install/use it, you can directly skip to: J-Link install J-Link plug-in usage Why a new plug-in? Until now, debugging with the J-Link probe in Eclips…

TIA-485-A (Revision of EIA-485) Standard ANSI/TIA/EIA-485-A-1998Approved: March 3, 1998Reaffirmed: March 28, 2003 Physical media Balanced interconnecting cable Network topology Point-to-point, multi-dropped, multi-point Maximum devices At least 32 un…

2018/7/26 受教于邓堪文老师,开始真真学习控制sdram 由于自己买的sdram模块是256的,原来老师的是128,所以边学边改,不知道最后好不好使,但是我有信心 一.sdram的初始化 sdram介绍啥的就不用了,上来就是干,简单粗暴. 1.下面是引脚说明,看不懂自己可以用百度翻译,需要注意的是红框内的地址引脚和行列地址是复用的,A0~A12是行地址,A0~8是列地址 简单说一下SDRAM的容量计算:数据位宽 *行地址*列地址*bank数,我们用的256有4个bank,就是:16*81…

这是个很有意思的事情,CoaXPress的全双工双向数据传输.且供电只需要一条同轴线缆,这个原理对其它串行接口的设计是非常有参考价值的,尤其是对线缆长度.数量有严格要求的场合,一条同轴线缆走天下,不要太美好! 整体方案 对图中出现的术语做一下解释: Device 指camera HOST 指图像采集设备 PRU 指power recieve unit,只在需要power on cable功能的时候才需要 PTU指power transfer unit,只在需要power on cable功能的时…

1.导出Logical symbol 单个元件导出放入指定库:左键选中元件→右键“Edit Parts”→View“Package”→file“Save As”→找到要存放的库. 从某个已经设计好的原理图导出库:先打开原理图,File→New→Library.然后全选Design Cache下的所有元件(选第一个,然后shift+左键选最后一个),将所有元件拖入你新建的库里面.保存即可. 2.画分块的元件 Homegeneous:有多个相同模块的元件,如运放. Heterogeneous:人为分…