module D_flop(data,clk,clr,q,qb); input data,clk,clr; output q,qb; wire a,b,c,d,e,f,ndata,nclk; nand nand1(a,clr,data,clk), nand2(b,ndata,clk), nand4(d,c,b,clr), nand5(e,c,nclk), nand6(f,d,nclk), nand8(qb,f,clr,q); nand nand3(c,a,d), nand7(q,e,qb); n…